Power estimation for intellectual property-based digital systems at the architectural level
نویسندگان
چکیده
منابع مشابه
channel estimation for mimo-ofdm systems
تخمین دقیق مشخصات کانال در سیستم های مخابراتی یک امر مهم محسوب می گردد. این امر به ویژه در کانال های بیسیم با خاصیت فرکانس گزینی و زمان گزینی شدید، چالش بزرگی است. مقالات متعدد پر از روش های مبتکرانه ای برای طراحی و آنالیز الگوریتم های تخمین کانال است که بیشتر آنها از روش های خاصی استفاده می کنند که یا دارای عملکرد خوب با پیچیدگی محاسباتی بالا هستند و یا با عملکرد نه چندان خوب پیچیدگی پایینی...
Intellectual Property Protection Systems and Digital Watermark
Adequate protection of digital copies of multimedia content – both audio and video – is a prerequisite to the distribution of this content over networks. Until recently digital audio and video content has been protected by its size: it is difficult to distribute and store without compression. Modern compression algorithms allow substantial bitrate reduction while maintaining highfidelity reprod...
متن کاملIntellectual Property Protection Systems and Digital Watermarking
Adequate protection of digital copies of multimedia content - both audio and video - is a prerequisite to the distribution of this content over networks. Until recently digital audio and video content has been protected by its size: it is difficult to distribute and store without compression. Modern compression algorithms allow substantial bitrate reduction while maintaining high-fidelity repro...
متن کاملAlternative Intellectual Property Systems for the Digital Age
This paper investigates the current turbulent state of copyright in the digital age, and explores the viability of alternative compensation systems. The paper critically appraises the increased recourse to digital rights management (DRM) technologies, which are designed to restrict access to and usage of digital content. Considerable technical challenges associated with DRM systems have necessi...
متن کاملArchitectural Power Estimation Based On Behavior Level Pro ling
High level synthesis is the process of generating register transfer (RT) level designs from behavioral speciications. High level synthesis systems have traditionally taken into account such constraints as area, clock period and throughput time. Many high level synthesis systems 1] permit generation of many alternative RT level designs meeting these constraints in a relatively short time. If it ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of King Saud University - Computer and Information Sciences
سال: 2014
ISSN: 1319-1578
DOI: 10.1016/j.jksuci.2014.03.005